



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/734,506	12/12/2003	Seong-Hoon Lee	MIC-42	1009
1473	7590	05/06/2005		EXAMINER LUU, AN T
FISH & NEAVE IP GROUP ROPES & GRAY LLP 1251 AVENUE OF THE AMERICAS FL C3 NEW YORK, NY 10020-1105			ART UNIT 2816	PAPER NUMBER

DATE MAILED: 05/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/734,506	LEE, SEONG-HOON <i>SM</i>	
	<b>Examiner</b>	<b>Art Unit</b>	
	An T. Luu	2816	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 17 March 2005.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) 13-16 is/are allowed.
- 6) Claim(s) 1-12 and 17-23 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) All    b) Some \* c) None of:
    1. Certified copies of the priority documents have been received.
    2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>4-15-05</u> .	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____

**DETAILED ACTION**

Applicant's Amendment filed on 3-17-05 has been received and entered in the case. The rejections set forth in the previous Office Action are withdrawn due to amendment of claims and a new ground of rejection is presented as indicated below.

***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.
2. Claims 1, 4, 9-12, 17-19 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Wang et al (U.S. Patent 5,663,665) in view of the Heo et al reference (US Patent 6,621,315).

Wang et al discloses in figure 4 an apparatus for receiving a reference clock signal CLK IN and outputting clock signals (1...8) having different phases corresponding to said reference clock signal, said circuit comprising a plurality of serially-coupled delay units (D1-8) comprising a first delay unit D1 operative to receive said reference clock signal, said plurality of serially-coupled delay units operative to output clock signals phase-shifted relative to said reference clock signal, each said delay unit of said plurality of serially-coupled delay units providing variable phase adjustment controllable by digital signals (i.e., D1-8 having delay time varied by a control input from filter 40); a phase detector 62 operative to output a signal (32 or 34) indicating a phase difference between said reference clock signal and a clock signal output by said plurality

of serially-coupled delay units; and logic circuitry (38 or 40) operative to output digital signals to control phase shifts performed by said plurality of serially-coupled delay units based on said output of said phase detector as partially required by claim 1.

Wang does not disclose each delay unit comprising at least three stages of increasingly finer variable phase adjustment controllable by digital signals as particularly required by the claim.

Heo et al discloses in figures 3 and 4 a DLL circuit having a delay circuit comprising a plurality of a serially-coupled delay units (331-333) to receive a reference clock CLKin to output clock signals phased-shifted relative to the reference clock signal, at least one delay unit providing at least three stages (i.e., passing through two NAND gates and an inverter) of increasingly finer variable phase adjustment controllable by digital signals (i.e., S1-3 and CL3 and CL4) as required by the claim.

It would have been obvious to one skilled in the art at the time the invention was made to incorporate the delay circuit taught by Heo et al into that of Wang's teaching since a delay circuit is known to be implemented in many different ways in the art.

A skilled artisan in the art would be motivated to utilize the delay circuit taught by Heo et al in the circuit of Wang for the benefit of achieving a fine locking resolution in a high frequency domain.

As to claim 4, it is inherent that outputs D1-D8 having substantially the same frequency since D1-8 are for delaying a signal (i.e., shifting phase).

As to claim 9, figure 4 and 5A show each of D1-8 outputs a corresponding output signals having different phases.

As to claim 10, figure 5A shows plurality of clock signals are phase-shifted by about  $(360/M)$  degrees to about 360 degrees relative to said reference clock signal, where M is the number of delay units of said plurality of serially-coupled delays (i.e., TAP1-8 corresponds to D1-8 and they cover one cycle of CLK IN).

As to claim 11, it is inherent that D1-8 are identical to one another since each of them provides the same amount of delay as shown in figure 5A.

As to claim 12, figure 4 shows D1-D8 are control by the same signal derived from filter 40.

As to claims 17-19, they are rejected for reciting a method/step derived from the apparatus recited in claim 1 which is rejected as noted above. It is inherent that a second increment is smaller than the first increment. In an operation of a DLL circuit, an output of a DLL circuit comes closer to a reference signal after completion of each loop. Therefore, phase correction of signal becomes smaller and smaller. In other words, the second increment is less (smaller) than that of the first one.

As to claim 22, the scope of claim is similar to that of claim 1. Therefore, it is rejected for the same reason set forth above. It is noted that each D1-8 has a first stage when a control signal is its initial condition and a second stage when a control signal is not in its initial condition.

3. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over the Lin reference (U.S. Patent 6,812,753) in view of the Wang et al reference (U.S. Patent 5,663,665) and further in view of the Heo et al reference (US Patent 6,621,315).

Lin discloses in figure 6 an apparatus comprising a processor 302; a memory controller 330; plurality of DRAMs (col. 7, lines 2-5) having a DLL circuit as partially required by the claim.

Lin does not disclose a DLL circuit as specifically required by the claim (i.e., specific configuration of DLL recited in claim 23).

The combination of Wang et al and Heo et al discloses an apparatus for synchronizing an external clock signal (CLK IN) with a data output (from D1-8) meeting the requirement of a specific configuration of the DLL circuit (See the rejection of claim 1 as noted above).

It would have been obvious to one skilled in the art at the time the invention was made to replace a DLL circuit in Lin with the one taught by the above combination since a synchronous circuit (i.e., DLL) can be implemented in many different ways in the art.

A skilled artisan in the art would have selected a delay line taught by Wand et al since it is capable of preventing the possibility of a harmonic lock condition from occurring.

4. Claims 2-3, 5-8 and 20-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Wang et al reference (U.S. Patent 5,663,665) in view of the Heo et al reference (US Patent 6,621,315) and further in view of the Kwak reference (U.S. Patent 6,768,361).

Wang et al in combination with Heo et al discloses all the claimed invention except for teaching a unit delay comprising at least one delay line having an input coupled to an input of said delay unit, said at least one delay line operative to output a first signal having a first phase and a second signal having a second phase; and at least one phase mixer operative to receive said

Art Unit: 2816

first and said second signals of said at least one variable delay line, said at least one phase mixer operative to output a third signal having a third phase as required by claim 2.

Kwak discloses in figure 4 an apparatus comprising at least one delay unit (10 and 50) having an input EXCLK coupled to the delay unit, at least one delay line 11 operative to output a first signal DCCLK having a first phase and a second signal DCLKE having a second phase (see fig. 6); and at least one phase mixer 50 operative to receive said first and said second signals of said at least one variable delay line, said at least one phase mixer operative to output a third signal having a third phase INCLK (see fig. 6) as required by claim 2.

It would have been obvious to one skilled in the art at the time the invention was made incorporate the teachings of Kwak into that of combination of Wang et al and Heo et al since a delay unit is known to be implemented in many different ways in the art.

A skilled artisan in the art would have selected the teachings of Kwak since the clock signal derived from Kwak's invention would be independent from jitter elements.

As to claim 3, figure 6 shows the third phase is in between the first and the second phases.

As to claim 5, fig. 4 shows the variable delay line 10 as required by the claim.

As to claims 6 and 8, fig. 4 shows the variable delay line 10 comprising two variable delay lines 11 and 12, namely coarse and fine delays.

As to claim 7, fig. 4 shows the variable delay line 10 comprising phase mixer 50.

As to claims 20 and 21, they are rejected for reciting method/step derived from the apparatus of claims 2 and 8, which are rejected above.

***Response to Arguments***

5. Applicant's arguments with respect to claims have been considered but are moot in view of the new ground(s) of rejection.

***Allowable Subject Matter***

6. Claims 13-16 are allowed.

7. The following is a statement of reasons for the indication of allowable subject matter: the prior art of record fails to disclose an apparatus comprising elements being configured as recited in claims. Specifically, none of the prior art teaches or fairly suggests, among other things, the limitation "*two parallel phase mixer each operative to receive the output signals from the two parallel delay lines, the two phase mixer each operative to output a signal having a phase between the phases of the delay line output signals, and a third phase mixer operative to receive the output signals from the two parallel phase mixers*" as required by claim 13.

***Conclusion***

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2816


MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to An T. Luu whose telephone number is 571-272-1746. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

An T. Luu  
4-27-05 *An*



TIMOTHY P. CALLAHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800